Kontakt
Ako nakupovať
Doručenie
Nákupný poradca
Source Level Debugging of Verilog Designs
Automated Source Level Debugging of HDL Designs
Nemčina
145 b
Až 30 dní na vrátenie tovaru
Zákazníci tiež kúpili
/
Brožovaná
12.43
€
/
Pevná
62.28
€
Debugging is a very crucial part of hardware design cycle. Once a design is completed, all the possible faults need to be located and corrected. Although the complexity of hardware design is ever increasing, debugging is still mostly performed manually. Today, debugging has become a very painstaking and time consuming task. Model-based diagnosis provides a solid foundation for automated debugging and fault localization but sometimes the quality of the results is questionable as too many diagnosis candidates are reported. The work presented in this book shows how to apply model-based diagnosis to debugging of synthesizable Verilog designs. Moreover, Two extensions of the model based debugging theory to improve the debugging process in terms of reduction in the number of diagnosis candidates reported, are proposed.
Informácie o knihe
Nemčina
Darujte túto knihu ešte dnes
Je to jednoduché
1 Pridajte knihu do košíka a vyberte možnosť doručiť ako darček 2 Obratom Vám zašleme poukaz 3 Knihu zašleme na adresu obdarovanéhoMohlo by vás tiež zaujímať
/
Brožovaná
26.79
€
/
Brožovaná
7.67
€
/
Brožovaná
44.48
€
Ahoj! Som Libroamiko, tvoj knižný radca.
Ako ti môžem pomôcť?