Kontakt
Ako nakupovať
Doručenie
Nákupný poradca
Practical Guide for SystemVerilog Assertions
Angličtina
406 b
30 dní na vrátenie tovaru
Zákazníci tiež kúpili
/
Brožovaná
178.92
€
/
Brožovaná
10.72
€
/
Pevná
20.75
€
/
Brožovaná
33.91
€
SystemVerilog language consists of three categories of features -- Design, Assertions and Testbench. Assertions add a whole new dimension to the ASIC verification process. Engineers are used to writing testbenches in verilog that help verify their design. Verilog is a procedural language and is very limited in capabilities to handle the complex ASICs built today. SystemVerilog assertions (SVA) is a declarative language. The temporal nature of the language provides excellent control over time and allows mulitple processes to execute simultaneously. This provides the engineers a very strong tool to solve their verification problems. The language is still new and the thinking is very different from the user's perspective when compared to standard verilog language. There is not enough expertise or intellectual property available as of today in the field. While the language has been defined very well, there is no practical guide that shows how to use the language to solve real verification problems. This book is a practical guide that will help people to understand this new language and adopt assertion based verification methodology quickly.§
Informácie o knihe
Angličtina
Darujte túto knihu ešte dnes
Je to jednoduché
1 Pridajte knihu do košíka a vyberte možnosť doručiť ako darček 2 Obratom Vám zašleme poukaz 3 Knihu zašleme na adresu obdarovanéhoMohlo by vás tiež zaujímať
/
Brožovaná
44.85
€
/
Brožovaná
57.91
€
/
Brožovaná
60.24
€
/
Pevná
261.65
€
/
Brožovaná
30.06
€
Ahoj! Som Libroamiko, tvoj knižný radca.
Ako ti môžem pomôcť?